Skyworks Solutions, Inc.
Method of providing protective cavity and integrated passive components in wafer level chip scale package using a carrier wafer

Abstract:

A wafer-level chip-scale package includes a body, a conductive via passing through the body, a contact bump formed at a lower portion of the body and in electrical connection with a lower end of the conductive via, a piezoelectric substrate directly bonded to an upper end of the conductive via, and a cavity defined between a portion of the body and the piezoelectric substrate.