Rambus Inc.
BACK-GATE BIASING OF CLOCK TREES USING A REFERENCE GENERATOR

Abstract:

The embodiments herein describe technologies for back-gate biasing of clock trees using a reference generator. A circuit includes a set of clock buffers and a programmable voltage reference generator to apply a voltage to a back gate of a transistor of the set of clock buffers.