Rambus Inc.
Reduced transport energy in a memory system
Last updated:
Abstract:
A memory stack comprises at least two memory components. The memory components have a first data link interface and are to transmit signals on a data link coupled to the first data link interface at a first voltage level. A buffer component has a second data link interface coupled to the data link. The buffer component is to receive signals on the second data link interface at the first voltage level. A level shifting latch produces a second voltage level in response to receiving the signals at the second data link interface, where the second voltage level is higher than the first voltage level.
Status:
Grant
Type:
Utility
Filling date:
30 Jan 2019
Issue date:
7 Jul 2020