Texas Instruments Incorporated
3D tap and scan port architectures

Abstract:

This disclosure describes die test architectures that can be implemented in a first, middle and last die of a die stack. The die test architectures are mainly the same, but for the exceptions mentioned in this disclosure.