Texas Instruments Incorporated
Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow

Abstract:

An integrated circuit and method with dual stress liners and with NMOS transistors with gate overhang of active that is longer than the minimum design rule and with PMOS transistors with gate overhang of active that are not longer than the minimum design rule.