Texas Instruments Incorporated
IC first/second surfaces contact points, test control port, parallel scan

Abstract:

This disclosure describes a test architecture that supports a common approach to testing individual die and dies in a 3D stack arrangement. The test architecture uses an improved TAP design to facilitate the testing of parallel test circuits within the die.