Advanced Micro Devices, Inc.
SYSTEMS AND METHODS FOR REDUCING INSTRUCTION CODE MEMORY FOOTPRINT FOR MULTIPLE PROCESSES EXECUTED AT A COPROCESSOR

Abstract:

A processing system includes a first processor couplable to a first memory and a second memory. In response to a page migration trigger for a page in the first memory, the first processor is configured to, responsive to the page being a read-only page storing code for execution, initiate migration of the page to a code cache portion of a second memory associated with a second processor and shared by multiple processes executing at the second processor, and to configure each process of a set of processes executing at the second processor to access and execute the code from the code cache portion.