Advanced Micro Devices, Inc.
MULTI-LEVEL CACHE COHERENCY PROTOCOL FOR CACHE LINE EVICTIONS

Abstract:

Disclosed are examples of a system and method to communicate cache line eviction data from a CPU subsystem to a home node over a prioritized channel and to release the cache subsystem early to process other transactions.