International Business Machines Corporation
MITIGATING COOLDOWN PEELING STRESS DURING CHIP PACKAGE ASSEMBLY
Last updated:
Abstract:
A lidded chip package apparatus has reduced latent thermal stress in an under-chip high-CTE layer of the chip package because the lid of the package was adhered to a substrate of the package and cured during a same thermal excursion as when underfill was dispensed and cured under a chip of the package, and the chip package was cooled from the combined underfill and lidding process to room temperature with the lid adhered to the chip and the substrate, thereby reducing latent thermal stress in the under-chip high-CTE layer of the chip package.
Status:
Application
Type:
Utility
Filling date:
31 Dec 2020
Issue date:
30 Jun 2022