International Business Machines Corporation
IN-SITU WARPAGE MONITORING DURING SOLDER REFLOW FOR HEAD-IN-PILLOW DEFECT ESCAPE PREVENTION

Last updated:

Abstract:

Embodiments of the present invention are directed to an in-situ warpage monitoring system and method for preventing head-in-pillow (HIP) or other potential defect escapes during a solder reflow process. In a non-limiting embodiment of the invention, a product is passed through a reflow oven. The product can include a printed circuit board (PCB). An amount of warpage of the product is measured at one or more monitoring devices positioned along the reflow oven. Each measured amount of warpage is compared to a predetermined warpage limit. The product is sorted into one of a plurality of designated lots based on the comparison. The lots can include a pass lot, a fail lot, and a marginal pass lot.

Status:
Application
Type:

Utility

Filling date:

7 Jan 2020

Issue date:

8 Jul 2021