Intel Corporation
DETERRING SIDE CHANNEL ANALYSIS ATTACKS FOR DATA PROCESSORS HAVING PARALLEL CRYPTOGRAPHIC CIRCUITS

Abstract:

A security processor includes a scheduler to read input data blocks from an input buffer, send the input data blocks to one or more cryptographic circuits in a first random order; and send data blocks having random values in a second random order to one or more of the cryptographic circuits that did not receive the input data blocks.