Intel Corporation
RECEIVER SYNCHRONIZATION FOR HIGHER SPEED PASSIVE OPTICAL NETWORKS

Last updated:

Abstract:

An optical network receiver (ONU) circuit associated with a passive optical network (PON) is disclosed. The ONU circuit comprises one or more processors is configured to operate in a hunt state, wherein the one or more processors is configured to detect frame boundaries associated with an incoming data signal based on a detecting a predefined synchronization (psync) pattern associated with the incoming data signal and transition to a pre-sync state, when the predefined psync pattern is detected correctly. The one or more processors is further configured to operate in the pre-sync state, wherein the one or more processors is configured to perform forward error correction (FEC) decoding for the incoming data signal, in order to determine signal statistics associated with the incoming data signal.

Status:
Application
Type:

Utility

Filling date:

10 Dec 2020

Issue date:

17 Jun 2021