Lattice Semiconductor Corporation
POWER SUPPLY REGULATION FOR PROGRAMMABLE LOGIC DEVICES

Last updated:

Abstract:

Various techniques are provided to implement power supply regulation for programmable logic devices (PLDs). In one example, a method includes powering configuration memory cells of a PLD with a first voltage. The method further includes configuring the configuration memory cells while the configuration memory cells are powered by the first voltage. The method further includes operating the PLD while the configuration memory cells are powered with a second voltage higher than the first voltage. The method further includes powering the configuration memory cells with a third voltage lower than the first voltage in response to an indication to transition the PLD to a sleep mode of the PLD. Related systems and devices are provided.

Status:
Application
Type:

Utility

Filling date:

8 Dec 2020

Issue date:

10 Jun 2021