Micron Technology, Inc.
QUALITY OF SERVICE LEVELS FOR A DIRECT MEMORY ACCESS ENGINE IN A MEMORY SUB-SYSTEM

Abstract:

A processing device, operatively coupled with a memory device, is configured to receive a direct memory access (DMA) command to perform a memory access operation, the DMA command comprising a priority value; assign the DMA command to a priority queue of a plurality of priority queues based on the priority value of the DMA command; and execute a plurality of DMA commands from the plurality of priority queues according to a corresponding execution rate of each priority queue of the plurality of priority queues.