Micron Technology, Inc.
WRITE INTERAMBLE COUNTER

Abstract:

Systems and methods are provided that provide protection from undesired latching that may be caused by indeterminate interamble periods in an input/output (DQS) signal. Interamble compensation circuitry may filter out interamble states of the DQS signal from provision to downstream components that use the DQS signal to identify data latching times.