Micron Technology, Inc.
MEMORY MANAGEMENT

Last updated:

Abstract:

An apparatus has a controller and an array of memory cells, including a first section comprising a plurality of rows and a second section comprising a plurality of rows. The controller configured to, in association with wear leveling, transfer data stored in a first row of the first section from the first row to a register, transfer the data from the register to a destination row of the second section while data in a second row of the first section is being sensed.

Status:
Application
Type:

Utility

Filling date:

2 Jul 2021

Issue date:

28 Oct 2021