Micron Technology, Inc.
GENERATING MEMORY ARRAY CONTROL SIGNALS

Abstract:

Methods, systems, and devices for generating memory array control signals are described. A timing component may be configured to generate signals for operating a memory array. The timing component may include first logic that indicates when input signals are different, second logic that indicates when at least one of the input signals has a particular state, and third logic that indicates when the input signals have the same state. The output of the second logic and third logic may be controllable by other input signals. An output of the timing component may be set by one of the input signals and reset by the other input signals using the first logic, second logic, and third logic.