Micron Technology, Inc.
VERTICAL CONTACTS FOR SEMICONDUCTOR DEVICES

Last updated:

Abstract:

Embodiments herein relate to vertical contacts for semiconductor devices. For instance, a memory device having vertical contacts can comprise a substrate including circuitry components, a vertical stack of layers formed from repeating iterations of a group of layers disposed on the substrate, the group of layers comprising a first dielectric material layer, a semiconductor material layer, and a second dielectric material layer including horizontal conductive lines formed along a horizontal plane in the second dielectric material layer, and vertical contacts coupled to the horizontal conductive lines, the vertical contacts extending along a vertical plane within the vertical stack of layers to directly electrically couple the horizontal conductive lines to the circuitry components.

Status:
Application
Type:

Utility

Filling date:

2 Mar 2021

Issue date:

8 Sep 2022