Micron Technology, Inc.
Apparatus with a security mechanism and methods for operating the same

Abstract:

Methods, apparatuses and systems related to managing access to a memory device are described. A dynamic random access memory (DRAM) device may limit or restrict access. In some cases, a memory device may be operated in a secure mode following issuance of a sequence of commands or based on a certain timing (e.g., based on clock cycles or an oscillator). A mode register of the memory device may be used to enable or disable certain modes of operation, including secure modes of operation. In some examples, a memory device may operation in an idle state while in a secure mode, and it may ignore (e.g., take no action in response to) certain commands while in the idle mode. A device may ignore commands if it identifies a mismatch in clock cycles or oscillator frequency, including when moved from one system to another without prior authentication or orderly shutdown.