QUALCOMM Incorporated
Memory with high-speed and area-efficient read path

Abstract:

A read path for a memory is provided that includes an integrated sense mixing and redundancy shift stage coupled between a sense amplifier and a data latch. The data latch is integrated with a level shifter.