QUALCOMM Incorporated
Low-power and high-density core-power lowering for memory write assist

Abstract:

A memory is provided that includes a current mirror that controls the amount of current conducted by a head-switch transistor for a memory power supply rail during a core-power-lowering write assist period.