Rambus Inc.
DEDICATED CACHE-RELATED BLOCK TRANSFER IN A MEMORY SYSTEM

Last updated:

Abstract:

A memory system includes a dynamic random access memory (DRAM) device, a second memory device, and a memory controller circuit. The memory controller circuit is coupled to the DRAM device by a first data channel configured to transfer first data between the memory controller circuit and the DRAM device on behalf of a host, and is also coupled to the DRAM device by a second data channel configured to transfer second data between the memory controller circuit and the DRAM device on behalf of the second memory device while the first data is being transferred across the first data bus.

Status:
Application
Type:

Utility

Filling date:

21 Jan 2022

Issue date:

7 Jul 2022