Rambus Inc.
LOW POWER MEMORY WITH ON-DEMAND BANDWIDTH BOOST

Last updated:

Abstract:

In a memory component having a command/address interface, timing interface and data interface, the command/address interface receives a first command/address value from a control component during a first interval and a second command/address value from the control component during a second interval. The timing interface receives a data strobe from the control component during the first interval and a data clock from the control component during the second interval, the data strobe departing from a parked voltage level to commence toggling at a time corresponding to reception of the first command/address value, and the data clock toggling throughout the second interval regardless of second command/address value reception-time. The data interface samples first write data corresponding to the first command/address value at times indicated by toggling of the data strobe, and samples second write data corresponding to the second command/address value at times indicated by toggling of the data clock.

Status:
Application
Type:

Utility

Filling date:

25 Feb 2020

Issue date:

23 Jun 2022