Synopsys, Inc.
SYNTHESIS PLACEMENT BOUNDS BASED ON PHYSICAL TIMING ANALYSIS

Last updated:

Abstract:

Embodiments provide for improved placement bounds. An example method includes identifying, based on a first synthesizing of an integrated circuit layout representation, a plurality of integrated circuit endpoints. The example method further includes identifying, based on a plurality of feature vectors each representing an endpoint of the plurality of integrated circuit endpoints, a plurality of integrated circuit clusters. Each integrated circuit cluster comprises a unique subset of integrated circuit endpoints of the plurality of integrated circuit endpoints. The example method further includes applying, using a processor and based on a subsequent synthesizing of the integrated circuit layout representation, placement bounds to the integrated circuit layout representation. The placement bounds are applied based on the plurality of integrated circuit clusters.

Status:
Application
Type:

Utility

Filling date:

20 Aug 2021

Issue date:

24 Feb 2022