Synopsys, Inc.
AUTOMATIC DERIVATION OF INTEGRATED CIRCUIT CELL MAPPING RULES IN AN ENGINEERING CHANGE ORDER FLOW

Abstract:

A method includes generating a first bitmap for a cell. The first bitmap is indicative of mapping constraints of the cell. The method also includes generating a second bitmap for a PSC filler cell. The second bitmap is indicative of the mapping constraints of the PSC filler cell. The method also includes a bitwise logical operation between a portion of the first bitmap and a respective portion of the second bitmap and determining a compatibility between the cell and the PSC filler cell based on at least a result of the bitwise logical operation.