Taiwan Semiconductor Manufacturing Company Limited
MULTINARY BIT CELLS FOR MEMORY DEVICES AND NETWORK APPLICATIONS AND METHOD OF MANUFACTURING THE SAME

Abstract:

A memory device may include at least one multinary memory cell. Each multinary memory cell includes a parallel connection of N sub-bit units. N is an integer greater than 1. Each of the N sub-bit units includes a series connection of a respective transistor and a respective capacitor. A first sub-bit unit includes a first capacitor having a capacitance of C, and each i-th sub-unit includes an i-th capacitor having a capacitance of about 2.sup.i-1.times.C. A multinary bit having 2.sup.N values may be stored. A device network including multiple multinary logic units is also provided. Each of multiple multinary logic unit includes a parallel connection of N sub-bit units. Each sub-bit unit includes a series connection of a respective transistor and a respective capacitor having capacitance ratios of powers of 2.