Texas Instruments Incorporated
VICTIM CACHE THAT SUPPORTS DRAINING WRITE-MISS ENTRIES

Abstract:

A caching system including a first sub-cache and a second sub-cache in parallel with the first sub-cache, wherein the second sub-cache includes a set of cache lines, line type bits configured to store an indication that a corresponding cache line of the set of cache lines is configured to store write-miss data, and an eviction controller configured to flush stored write-miss data based on the line type bits.