Texas Instruments Incorporated
BEAMFORMING HARDWARE ACCELERATOR FOR RADAR SYSTEMS
Last updated:
Abstract:
A non-transitory computer-readable medium stores instructions that cause processors to obtain an N.times.M range matrix comprising radar data indexed by velocity and antenna and an M.times.S steering matrix comprising expected phases indexed by antenna and hypothesis angle. For each unique X.times.Y range slice corresponding to a particular set of X velocities, processors store the particular range slice in a first buffer. For each unique Y.times.Z steering slice corresponding to a particular set of Y antenna, processors store the particular steering slice in a second buffer. The processors perform beamforming operations on the range, steering, and intermediate slices, storing the result in a third buffer as the intermediate slice. After each steering and range slice for the particular set of X velocities has been iterated through, the processors store the intermediate slice as a beamforming slice for the particular set of X velocities and the hypothesis angles.
Utility
10 Nov 2020
12 May 2022