Cadence Design Systems
Utility Patents

Last updated:

List of all Cadence Design Systems patents 393 in total

Status Patent
Grant
Utility: Power and ground mesh modeling for placement in circuit design External link
Filling date: 19 Sep 2025 Issue date: 26 Jan 2021
Grant
Utility: Reconfigurable switch for a computing system External link
Filling date: 19 Sep 2025 Issue date: 26 Jan 2021
Grant
Utility: Over-constraints for formal verification External link
Filling date: 19 Sep 2025 Issue date: 19 Jan 2021
Grant
Utility: Method, system, and product for generating radial bump patterns External link
Filling date: 19 Sep 2025 Issue date: 12 Jan 2021
Grant
Utility: Coverage model enhancement to support logic and arithmetic expressions External link
Filling date: 19 Sep 2025 Issue date: 5 Jan 2021
Grant
Utility: Clock gate placement with data path awareness External link
Filling date: 19 Sep 2025 Issue date: 5 Jan 2021
Grant
Utility: Memory data transfer and switching sequence External link
Filling date: 19 Sep 2025 Issue date: 5 Jan 2021
Grant
Utility: Method and system for emulating an image processing system External link
Filling date: 19 Sep 2025 Issue date: 5 Jan 2021
Grant
Utility: Routing congestion based on via spacing and pin density External link
Filling date: 19 Sep 2025 Issue date: 5 Jan 2021
Grant
Utility: Method and apparatus for a low energy programmable vector processing unit for neural networks backend processing External link
Filling date: 19 Sep 2025 Issue date: 5 Jan 2021
Grant
Utility: Methods, systems, and computer program product for interactively probing a multi-fabric electronic design External link
Filling date: 19 Sep 2025 Issue date: 29 Dec 2020
Grant
Utility: Generating lower frequency multi-phase clocks using single high-frequency multi-phase divider External link
Filling date: 19 Sep 2025 Issue date: 22 Dec 2020
Grant
Utility: Methods, systems, and computer program product for reducing interferences and disturbances in a multi-fabric electronic design External link
Filling date: 19 Sep 2025 Issue date: 22 Dec 2020
Grant
Utility: Slew rate limited driver with accurate slope External link
Filling date: 19 Sep 2025 Issue date: 15 Dec 2020
Grant
Utility: Layer assignment technique to improve timing in integrated circuit design External link
Filling date: 19 Sep 2025 Issue date: 8 Dec 2020
Grant
Utility: Finding intersections of planar parametric curves based on error-controlled discretization External link
Filling date: 19 Sep 2025 Issue date: 8 Dec 2020
Grant
Utility: Clock pin to clock tap assignment based on circuit device connectivity External link
Filling date: 19 Sep 2025 Issue date: 8 Dec 2020
Grant
Utility: Multicorner skew scheduling circuit design External link
Filling date: 19 Sep 2025 Issue date: 8 Dec 2020
Grant
Utility: Systems and methods for transient simulation of circuits with mutual inductors External link
Filling date: 19 Sep 2025 Issue date: 8 Dec 2020
Grant
Utility: Data routing and multiplexing architecture to support serial links and advanced relocation of emulation models External link
Filling date: 19 Sep 2025 Issue date: 8 Dec 2020
Grant
Utility: Method and system for sequential equivalence checking External link
Filling date: 19 Sep 2025 Issue date: 1 Dec 2020
Grant
Utility: Automatic gate-level FS analysis and FMEDA External link
Filling date: 19 Sep 2025 Issue date: 1 Dec 2020
Grant
Utility: Multi-modal power control External link
Filling date: 19 Sep 2025 Issue date: 1 Dec 2020
Grant
Utility: System and method for offsetting and smoothing of planar region boundaries defined by arbitrary parametric curves External link
Filling date: 19 Sep 2025 Issue date: 1 Dec 2020
Grant
Utility: Sampling selection for enhanced high yield estimation in circuit designs External link
Filling date: 19 Sep 2025 Issue date: 1 Dec 2020
Grant
Utility: Structure of a high-bandwidth-memory command queue of a memory controller with external per-bank refresh and burst reordering External link
Filling date: 19 Sep 2025 Issue date: 1 Dec 2020
Grant
Utility: Time based feed forward equalization (TFFE) for high-speed DDR transmitter External link
Filling date: 19 Sep 2025 Issue date: 24 Nov 2020
Grant
Utility: Method and system to implement topology integrity throughout routing implementations External link
Filling date: 19 Sep 2025 Issue date: 27 Oct 2020
Grant
Utility: Method and system for combined formal static analysis of a design code External link
Filling date: 19 Sep 2025 Issue date: 13 Oct 2020
Grant
Utility: Methods, systems, and computer program product for implementing an electronic design having embedded circuits External link
Filling date: 19 Sep 2025 Issue date: 13 Oct 2020
Grant
Utility: Method for interactive embedded software debugging through the control of simulation tracing components External link
Filling date: 19 Sep 2025 Issue date: 13 Oct 2020
Grant
Utility: Adaptive model interface for a plurality of EDA programs External link
Filling date: 19 Sep 2025 Issue date: 6 Oct 2020
Grant
Utility: Partial selection-based model extraction from circuit design layout External link
Filling date: 19 Sep 2025 Issue date: 6 Oct 2020
Grant
Utility: EDA CAA with learning phase External link
Filling date: 19 Sep 2025 Issue date: 6 Oct 2020
Grant
Utility: Compacting test patterns for IJTAG test External link
Filling date: 19 Sep 2025 Issue date: 6 Oct 2020
Grant
Utility: Power aware resizing of clock tree instances External link
Filling date: 19 Sep 2025 Issue date: 6 Oct 2020
Grant
Utility: Waveform propagation timing modeling for circuit design External link
Filling date: 19 Sep 2025 Issue date: 6 Oct 2020
Grant
Utility: System, method, and computer program product for generating a formal verification model External link
Filling date: 19 Sep 2025 Issue date: 29 Sep 2020
Grant
Utility: Characterizing electronic component parameters including on-chip variations and moments External link
Filling date: 19 Sep 2025 Issue date: 29 Sep 2020
Grant
Utility: System, method, and computer program product for handling combinational loops associated with the formal verification of an electronic circuit design External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: Systems and methods for extracting hierarchical path exception timing models External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: System and method for power-grid aware simulation of an IC-package schematic External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: System, method, and computer program product for clock gating in a formal verification External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: Methods, systems, and computer program product for determining layout equivalence for a multi-fabric electronic design External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: System, method, and computer program product for displaying debugging during a formal verification External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: Simulation event reduction and power control during MBIST through clock tree management External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: Systems and methods for performing a reset sequence simulation in an electronic design External link
Filling date: 19 Sep 2025 Issue date: 22 Sep 2020
Grant
Utility: Infinite-depth path-based analysis of operational timing for circuit design External link
Filling date: 19 Sep 2025 Issue date: 15 Sep 2020
Grant
Utility: Methods, systems, and computer program product for implementing legal routing tracks across virtual hierarchies and legal placement patterns External link
Filling date: 19 Sep 2025 Issue date: 15 Sep 2020
Grant
Utility: Low-power shift with clock staggering External link
Filling date: 19 Sep 2025 Issue date: 15 Sep 2020

Showing 150 to 200 of 393 patents.